Abstract-A full-wave modeling procedure was developed to simulate the package, bonding wires, and MOS capacitors used in the design of matching networks found within RF/microwave power transistors. The complex packaging environment was segmented into its constituent components and simulation techniques were developed for each component, as well as the inter-element coupling. An -parameter test fixture and package was developed that permits measurements of these types of devices. The simulation and measurement procedures were used to model various circuits. Measured -parameters and those obtained using the full-wave methodology were in good agreement. Simulation results using an inductance-only bonding-wire model were performed and differences between the -parameters were observed. A detailed examination of the loss introduced by the matching network was performed and simulations and measurements matched closely.
I. INTRODUCTION
H IGH-POWER RF amplifiers are employed within cellular base stations to provide sufficient power to enable communications between the base station and a multitude of handsets. The high-power capabilities are achieved via transistors that have very large gate peripheries, e.g., 100 mm. Consequently, the input and output impedances of the transistor at the die tend to be very low; often less than 1 . In order to facilitate the ease of use of the transistor, as well as to allow for optimal performance, a matching circuit is constructed inside the air-cavity metal-ceramic package. These matching networks are constructed with small diameter bonding wires, often on the order of 25 m, and metal-oxide-semiconductor (MOS) capacitors. An illustration highlighting the internal construction of a typical RF power amplifier is provided in Fig. 1 .
The matching networks formed by the bonding wires and MOS capacitors introduce very high-resonances that provide the necessary impedance transformation. Slight changes to the bonding-wire arrays can result in frequency shifts of these resonances that adversely alter the characteristics of the matching network. In many applications, bonding wires are considered to be parasitic elements since they only serve as a means to provide a conductive interconnection between the leads of the package and the semiconductor devices contained within it. However, within RF power transistors, they are not parasitic elements, as they are an integral part of the design. The need for the development of a computer-aided design (CAD) methodology becomes apparent after viewing the internal three-dimensional (3-D) construction of a power transistor, as shown in Fig. 1 . Unless accurate simulation techniques are developed, the design of the transistor is reduced to empirical tuning through remanufacture, which is expensive and hinders time-to-market.
Development of CAD techniques for these devices is challenging since they can contain hundreds of bonding wires, multiple active devices, and several MOS capacitors all sealed within a single package. The coupling between various elements within the package further increases the complexity of the problem.
Significant attention has been directed toward the development of nonlinear models for the active device [1] - [3] . However, little attention has been given to the development of modeling techniques for the complex matching networks that surround the active device. The techniques developed to date either employ measurement-based approaches [4] , [5] or numerically efficient quasi-static algorithms [6] , [7] . To date, the computational burden imposed by the complex packaging environment has practically precluded the use of full-wave simulations.
In this paper, we present for the first time the development of a full-wave methodology to be used for the CAD of matching networks employed within high-power RF transistors. Section II refines the CAD concept and outlines its key attributes. Section III discusses the simulation and measurement of the matching network constituent components. The measurement methodology used is presented in Section IV. Simulated and measured results are compared in Section V and conclusions are presented in Section VI. 
II. CAD CONCEPTS
Accurate and efficient simulations techniques are prerequisites for the development of RF/microwave circuit design environment. However, verifying the accuracy of these techniques is not straightforward since only a few canonical geometries exist for which there are exact analytical solutions to Maxwell's equations [8] . One method of verification often employed is to compare the results obtained through simulation with those from measurement. However, since both the simulation and measurement methodologies contain inherent errors, one set of data cannot be used to directly confirm the accuracy of the other.
Close examination of the generalized simulation process reveals potential sources of error [9] . One of the initial steps is to obtain an accurate description of the geometry for input into the simulator. Potential sources of error result from the measurement of the circuit dimensions and excessive de-featuring (removal of features deemed to be electrically small). Additionally, assumptions may be made about some dimensions that may be difficult to obtain such as dielectric or metal trace thickness.
Once the geometry has been extracted, a numerical technique is selected to solve Maxwell's equations. Approximations in the development or execution of the numerical technique are often made to reduce the required number of unknowns (i.e., infinite ground planes, surface impedances, etc.). The discretization method used as part of the numerical method is another source of potential error [10] , [11] .
Similarly, errors exist in the measurement process due to the mechanical tolerances of the test fixtures, calibration kits, and test circuits. Additionally, errors may be created due to user error or they may be created during the calibration or measurement process. A schematic representing the potential errors involved with the measurements and simulations processes is outlined in Fig. 2 .
Mathematically, the development of the CAD approach can be represented by an optimization that has a goal to minimize the difference between measured and simulated parameters of interest to a value below an acceptable tolerance. The difference is reduced through the iterative reduction of errors incurred throughout the simulation and measurement processes Tolerance (1) Through judicious examinations and minimization of each potential error, it is possible to have a good comparison between simulated and measured results. Once an acceptable level of agreement has been obtained over the design space of interest, more emphasis can be placed on the simulator and circuit design can commence. It is desirable that this optimization process be completed for the full transistor. Through the simulation of a full RF/microwave power transistor taxes the processing power of current computers to such a degree that full electromagnetic simulation is not possible. However, through a systematic segmentation of the design space, the various sub-components can be completely characterized. This approach reduces both the complexity of the analysis and the computational load. Additionally, it facilitates device design since it allows models of the package, MOS capacitors, and bonding wires to be combined with other passive models from other simulators and nonlinear transistor models. Thus, a reductionistic study is well motivated.
III. SEGMENTATION AND COMPONENT SIMULATION
There are two major issues that exist when attempting to implement a segmentation approach to simulate a large complex circuit. The first is to devise a set of procedures that allows the individual circuit components to be separated from one another. The separation procedure must not perturb the behavior of the components. That is, the component when analyzed must operate the same as it does within the larger device. The second issue is that any inter-element coupling, such as mutual inductance between arrays of bonding wires, must be properly characterized.
The segmentation approach used in this study separates the elements from one another at reference planes where they connect to a microstrip transmission line. This implies that when any element is excited within a simulator, it needs to be excited by a transmission line that has exactly the same characteristics as the one in the full device. As long as the circuits are excited identically, the electromagnetic fields on either side of the reference plane are the same and all of the electromagnetic simulation results can then be cascaded together.
A. Simulation of Packages Bonging-Wire Arrays
The performance of the transistor is very sensitive to minor modifications in the shape of the bonding-wire array. In fact, it is so sensitive that the 3-D profile and the spacing between adjacent wires are two of the main parameters that are used to control its performance.
A common problem to all simulation methods is how to accurately reproduce the 3-D geometry of the bonding wire. This not only complicates the numerical analysis, but it posses a problem to any simulation method as the geometry must be accurately captured prior to its analysis. Several researchers have developed techniques to overcome this task through the use of scanning electron microscope or digital microscope photographs [4] , [6] , [12] , [13] . However, due to the size and complexity of a physically large packaged transistor and the difficulty and the time associated with obtaining photographs of sufficient quality, this method is not always applicable. In this study, each device is measured and the bonding-wire profile is extracted using a high-power optical microscope outfitted with a precisiontable. The amount of time required to measure a device is minimized by selecting a representative wire from each array and measuring its profile. The other bonding wires in that array are assumed to have exactly the same profile.
The ability of the finite-element method to simulate the -parameters of a set of bonding wires within a packaged environment has been previously demonstrated [14] . For a large number of devices examined, the -parameters and calculated losses obtained through simulation compared well with measured data. An inductance-only bonding-wire model available within a commercially available circuit design package was also examined [13] , [15] . It was shown that it is critical to properly account for the discontinuity between the bonding-wire array and the microstrip line to which it is attached. Additionally, the capacitance of the bonding-wire array was found to have a potentially significant role for arrays containing large numbers of bonding wires [14] .
The discontinuity between the array of bonding wires and the microstrip is further complicated by the manufacturing requirements. For consistency during manufacturing, the bonding wires are attached 100-200 m behind the ending edge of the microstrip. Therefore, no clear plane exists to segment the structure. While this discontinuity is easily included within the finite-element simulator, it presents a challenge to simulate it for an existing bonding-wire model. The assumption that the discontinuity can be characterized or ignored is implicit when existing bonding-wire models are used. In the research presented in this paper, the discontinuity is approximated by simulating a set of planar microstrips that connect to the microstrip. The set of coupled strips are deembedded to the ending edge of the microstrip.
The previous finite-element analysis concentrated on the analysis of circuits, which included microstrips and bonding wires and, due to their size, a segmentation approach was not required [14] . However, in this study, it is a necessity due to the complexity of the packaging environment. As previously stated, the segmentation will occur at locations where reference planes can be defined in the planar microstrip environment.
The segmentation approach can be highlighted and validated through the simulation of a package containing an array of bonding wires connected between bonding pads, as illustrated in Fig. 3 . The two microstrips on either side of the bonding pads are used to excite the circuit within the finite-element-based simulator. Once the simulation has been completed, the microstrips will be deembedded to the reference planes, as indicated in Fig. 3 . While the small physical size of the circuit allows the entire circuit to be characterized, the segmentation approach can be applied and the resulting -parameters should be identical to those obtained from the simulation of the entire device. Illustrated in Fig. 4 , the circuit shown in Fig. 3 is separated by segmenting the device at the ends of the bonding pads. In order to simulate the array of wires, it is attached to two microstrip transmission lines that have the same width of the bonding pad. These transmission lines, as before, are used to excite the array of bonding wires within the simulator and are later deembedded. As a result, the -parameters contain the effects of the wires and the discontinuity between the microstrip and array. This set of wires can then be cascaded with other circuit elements provided that they are excited with an identical transmission line when characterized. The segmentation process assumes that no discontinuity is close to the reference plane, otherwise higher order modes present around the discontinuity may couple to the bonding wires and perturb the results. As can be seen in Fig. 5 , the -parameters agree over the entire frequency of simulation, with very little difference between them.
B. Simulation of MOS Capacitors
A MOS capacitor consists of a thin silicon dioxide SiO layer deposited on top of a heavily doped (conductive) silicon wafer. A metal pattern is created on to the top of the silicon dioxide to complete the formation of the capacitor. Metallization of the back of the wafer aids its attachment to a package flange. This system forms a metal-insulator-semiconductor (MIS) structure that is notoriously difficult to model due to the complicated frequency dependent behavior introduced by the Fig. 5 . Comparison of the simulated input reflection coefficient for the device illustrated in Fig. 3 . The device is simulated as an entire structure and using the segmentation procedure. semiconducting substrate [16] , [17] . An illustration of a cross section of a MOS capacitor is provided in Fig. 6 . Depending on design requirements, the capacitance can range from 10 to 500 pF and it can be controlled by varying the thickness of the silicon dioxide and/or the area of the top metallization.
The layered structure of the MOS capacitor lends itself to simulation within a planar method-of-moments (MoM)-based simulator. However, to be able to generate accurate simulation results with the simulator, the material parameters (i.e., conductivity, loss tangent, etc.) must be obtained. A wafer containing various ground-signal-ground (GSG) transmission lines and test capacitors was manufactured that contained sufficient structures to extract the material parameters of the materials used to construct the capacitor. An illustration of some of the transmission lines used during the extraction of substrate parameters is shown in Fig. 7 .
The MOS capacitors examined had a substrate thickness of 125 m, and a conductivity of on the order of 1 S/m, while the silicon dioxide layer had and its thickness ranged from 1 to 2 m (depending on the selected value of capacitance).
To demonstrate the agreement between simulation and measured -parameters, several of the on-wafer structures were simulated. The agreement between simulated and measured results for the input reflection coefficient of two of the transmission lines is shown in Fig. 8 . These transmission lines are 1000 m in length, have a width of 20 and 50 m, and are on In order to obtain the simulated -parameters for a MOS capacitor used in a matching networks within the transistor, the top metallization of the capacitor is drawn and transmission lines equal to the width of the bonding-wire arrays connected to it are used to excite the capacitor, as illustrated in Fig. 9 . In this manner, the discontinuity between the bonding-wire array and the MOS capacitor is approximated as a step change in the width.
C. Coupling Between Bonding-Wire Arrays
The arrays of bonding wires within the package are often within close proximity, as illustrated in Fig. 1 . Since the bonding-wire arrays form small conductive loops that carry current, it is expected that a significant amount of electromagnetic coupling occurs and that the coupling is inductive in nature. Once the inter-element coupling has been characterized, it can be accounted for within a circuit simulator through an appropriately placed mutual inductor.
The procedure used to obtain the mutual inductance builds upon the simulations outlined to characterize individual arrays of bonding wires. Once each set of arrays has been simulated, the mutual coupling between the two arrays can be obtained by performing one additional simulation. In this simulation, the circuit element to which both bonding-wire arrays are connected is replaced by a short circuit. This circuit is simulated and then the -parameters of the bonding-wire arrays are deembedded. The resulting transmission coefficient is the coupling between arrays and the mutual inductance can be directly extracted once the -parameters are converted to -parameters, where is the frequency (2) In general the computed mutual inductance between arrays of bonding wires is a function of the bonding-wire geometry, the spacing between adjacent wires, and distance between arrays.
The assumption that the coupling between arrays is due to mutual inductance is an approximation to the more generalized coupling exhibited between coupled transmission lines. Since the transmission lines are very small fractions of a wavelength, it is a reasonable assumption. However, if the frequency of operation is increased, the bonding wires become electrically large, and the coupling is no longer due to just the mutual inductance. Additionally, the coupling will begin to depend on the impedance to which the arrays are terminated [18] .
IV. MEASUREMENT METHODOLOGY
A measurement methodology was developed to obtain the -parameters of test circuits to which those obtained through simulation will be compared. The test circuits contained various combinations of microstrips, MOS capacitors, and arrays of bonding wires. Central to the test fixture is a specially designed package that allows measurement reference planes to be rigorously established, as illustrated in Fig. 10 . The metal carrier of these packages serves as the ground plane and as a mechanical support. The uniform ground plane avoids any issues related to discontinuities in the ground plane that occur when mounting transistor packages within test fixtures [14] . Bonded to this conductor is an alumina substrate that contains a 50-transmission line and a bonding pad. The microstrip lines allow the package to be connected to coaxial-to-microstrip transitions and the bonding pads permit large numbers of bonding wires to be connected to the microstrip. A large number of different sized packages can be constructed by varying the length of the metal carrier and width of the bonding pads on the alumina substrate.
The packages are designed such that they can be inserted into a test fixture for measurement of the -parameters. The metal carrier is bolted to a mechanical support and coax-to-microstrip transitions connect the cables of vector network analyzer to the alumina microstrips, as illustrated in Fig. 11 . This type of test fixture is frequently employed in measurements used to characterize RF and microwave transistors, and it was easily adapted for this study [19] . Once the device-under-test (DUT) is placed within the test fixture, a coax-to-microstrip transitions connects the cables of vector network analyzer to the alumina microstrips. Calibration of the test fixture is accomplished through a two-tiered thrureflect-line (TRL) calibration [4] . The measurement reference planes are established at the ends of the narrow microstrip, just prior to the bonding pad, as illustrated in Fig. 10 .
V. EVALUATION OF THE SIMULATION AND MEASUREMENT METHODOLOGIES
After the development of the aforementioned simulation and measurement techniques, it is necessary to test these methodologies on matching networks similar to those found within the transistor. To this end, several components containing various combinations of packages, bonding wires, and MOS capacitors were assembled, two of which are illustrated in Figs. 12 and 13. While these devices are of reduced complexity, compared to that of a full transistor (Fig. 1) , they are well suited for further investigation into the basic electrical behavior of the constituent components and their interactions.
The first device, illustrated in Fig. 12 , contains a 350-pF MOS capacitor mounted within a test package. An array composed of 16 50-m-diameter gold wires each spaced by a center-to-center distance of 250 m connects each bonding pad to the MOS capacitor. The second device, illustrated in Fig. 13 , is composed of three 22-pF MOS capacitors, interconnected with arrays of bonding wires, with the final array shorted to the ground plane. The simulation techniques outlined in Section IV were employed to simulate each circuit component of the network and to obtain the mutual inductance between adjacent arrays of bonding wires. The results were then combined together within a linear circuit solver to obtain the -parameters of the entire circuit. In addition, the same devices were simulated using the inductance-only bond-wire model with the discontinuity between the planar transmission-line elements and the arrays of bonding wires approximated, as previously mentioned. A selection of the simulated and measured -parameters of each of these devices are plotted in Figs. 14-17. The full-wave and measured results agree well over the entire frequency range with only minor differences. However, the simulations employing the inductance-only bonding-wire model are not in as close agreement. The differences are due to the approximation of the microstrip bonding-wire array discontinuity and accuracy of the inductance obtained from the model.
An examination into the ability of the simulation methods to predict the measured losses present in the matching networks was also performed. Since the structures contain very high conductivities and low-loss dielectrics, an examination of the -parameter is not sufficient. Instead, a metric that is very Fig. 16 . Magnitude of the simulated and measured input reflection coefficient of the device illustrated in Fig. 13 . Fig. 17 . Phase of the simulated and measured input reflection coefficient of the device illustrated in Fig. 13 . Fig. 18 . Plot of the conservation factor computed from the simulated and measured S-parameters from the device illustrated in Fig. 13 .
sensitive to the loss must be used. One such is computation of the conservation or loss factor [14] and it can be computed via
The conservation factor for the device illustrated in Fig. 13 is plotted in Fig. 18 . As can be seen, the conservation factor for the measured and full-wave results compares very well over the entire frequency range. As expected from an examination of the -parameter results, the simulations using the inductanceonly bonding-wire model are shifted higher in frequency than the other results. Although not shown here, the conservation factor computed from the simulations and measured -parameters from the device shown in Fig. 12 are in similar agreement.
VI. CONCLUSIONS
The complex packaging environment found within RF/microwave power transistors has been analyzed through a systematic segmentation of its constituent components. Simulation and measurement techniques were developed to examine packages, bonding wires, and MOS capacitors. Specifically, the finite-element method and MoM were found to be suitable numerical techniques for the electromagnetic simulation of these circuit elements.
Furthermore, these elements were cascaded together to form matching networks similar to those present within the transistor package. Measurements of several matching networks manufactured within packages were taken with a specialized test fixture. Simulated -parameters matched those obtained from measurement up to 10 GHz. In addition, the losses of these circuits were examined through the computation of the conservation factor, and measured and simulated results were in good agreement.
The investigation also revealed that a commercially available inductance-only bonding-wire model used in conjunction with a planar electromagnetic solver was able to simulate the lowfrequency behavior of a matching network. However, at higher frequencies, significant differences were observed when compared with results obtained from measurement and full-wave analysis.
The analysis techniques developed as part of this study indicate that matching networks found within high-power RF/microwave transistors can be accurately simulated using full-wave electromagnetic simulators. This development furthers the evolution of a CAD methodology.
